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ABSTRACT [571 
A synchronous demodulator includes a switch which is 
operated in synchronism with an incoming periodic 
signal and both divides and applies that signal to two 
signal channels. The two channels each include a net- 
work for computing and holding, for a predetermined 
length of time, the average signal value on that channel 
and applies those values, in the form of two other sig- 
nals, to the inputs of a diffferential amplifier. The net- 
works may be R-C networks. The output of the differ- 
ential amplifier may or may not form the output of the 
synchronous detector and may or may not be filtered. 
The output will not include a periodic signal due to the 
presence of a dc offset. Additionally, the output will not 
contain any substantial ripple due to periodic compo- 
nents in the input signal. In a somewhat more complex 
version, containing twice the structural components of 
the above synchronous demodulator with a more com- 
plex switching mechanism, essentially all ripple due to 
periodic components in the input signal are eliminated. 
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the operation of the amplifier of FIG. 1 with a sinusoi- 
dal input signal. Waveform 1 represents the sinusoidal 
input signal to the amplifier. Waveform 2 depicts the 
zero crossings of the input signal as well as the switch 
The invention described herein was made by an em- 5 position of S, Le., the switch operation synchronized 
with the incoming signal. In the example depicted in 
FIG. 1, the amplifier gain is switched at the zero cross- 
ings of a sinusoidal input signal in such a manner that 
the negative portions of the signal are amplified by a 
10 negative gain, resulting in a positive output, and the 
positive portions of the signal are amplified by a positive 
gain, also resulting in a positive output. The resultant 
demodulated signal, illustrated by waveform 3, is a 
full-wave rectified version of the input signal, consisting 
l 5  of a series of positive half-sine loops. The resultant BACKGROUNDART 
Historically, band pass filters were used to selectively full-wave rectified signal is passed through a low pass 
amplify periodic signals in noise. This technique has the filter, which attenuates the ac components of the full 
limitation that, if the filter bandwidth is made extremely wave rectified signal and passes the dc component unat- 
small to improve noise rejection, the filter will have a tenuated. The bandwidth of the filter, e.g., an R-C cir- 
tendency to “ring”. Such resonant response makes a 2o cuit, would be somewhat less than the frequency of the 
narrow band filter unsuitable for Some types of Signal periodic signal. The rectified output from the amplifier 
processing situations. If the filter bandwidth is made A and the dc output ofthe LpF have amplitudes which 
relatively wide to avoid the ringing problem, then the are proportional to the amplitude of the original incom- 
noise rejection performance of the filter is degraded. ing sinusoidal signal. The process may be thought of as 
A second technique for detecting periodic signals in 25 the linear multiplication of the input signal by a square 
noise involves the use of a phase locked loop (PLL). wave signal of the same frequency, resulting in the 
SYNCHRONOUS DEMODULATOR 
ORIGIN O F  THE INVENTION 
pIoyee of the United States Government, and may be 
manufactured and used by or for the Government for 
government purposes without the payment of any ray- 
alties thereon or therefor. 
TECHNICAL FIELD 
This invention pertains to synchronous demodulators 
or synchronous detectors. 
The pLL is a loop system consisting Of a 
phase difference-to-voltage converter which drives a 
voltage-to-frequency converter which, in turn, pro- 
production of Fourier frequency components at multi- 
ples of the signal frequency and at zero frequency. The 
low pass filter selectively passes the zero frequency 
vides a second input to the phase difference-to-voltage 30 component while attenuating all higher frequency 
nals in noise works well in some applications, it is com- 
plex and less efficient than other techniques in certain 
other applications. 
noise involves the use of a synchronous demodulator 
(SD). In the SD technique, a periodic switching func- 
tion in synchronism with the periodic signal to be de- 
ulation of the noisy periodic input signal. The resulting 40 switching Of the switch, s. 
modulated signal is customarily filtered through a low Any dc level superimposed On the periodic input 
lation process at the output of the filter. The magnitude Square wave at the frequency. The 
of the dc component is proportional to the amplitude of low pass filter must be carefully designed to suppress, as 
the fundamental frequency component of the periodic 45 much as possible, this square wave component, as well 
signal to be detected. The SD process is equivalent to as the Periodic components resulting from the full wave 
the time cross correlation, at zero time delay, of a noisy rectification of the input signal SO that precise measure- 
signa1 with a square wave having the same period as ments can be made of the dc value of the low pass filter 
that of the fundamental period of the signal. output. Regardless of the filter design, there will be a 
Numerous SD circuits have been devised for the 50 periodic component at the output which can limit the 
purpose of synchronously detecting periodic signals in signal-to-noise ratio. Thus, the prior art SD produces an 
noise. A typical synchronous demodulator circuit, output signal having residual ac components resulting 
shown schematically in FIG. 1, consists of an amplifier, from two sources; the square wave signal produced at 
A, a switch, S, and a low pass filter, LPF. The gain of the output by any dc component at the input, and the 
amplifier A can be switched alternately, for example, 55 full wave rectification signal at the output produced by 
from + 1 to - 1, depending on the position of the the rectification function of the circuit on the periodic 
switch, S, which is operated in synchronism with the signal itself. Because a dc or very slowly varying ac 
input periodic signal to be detected. The positive and signal is required for control purposes, a LPF is re- 
negative gains need not be one, as fong as they are quired at the SD output. The choice of the filter rise 
equal. While shown in FIG. 1 as a mechanical switch, in 60 time or bandwidth involves a tradeoff. If the low pass 
practice S customarily takes the form of a solid state filter rise time is made very large, the ripple may be 
switching circuit, employing either a JFET or a CMOS attenuated to any degree desired, but the filter would 
pass element. The operation of the electrunic switch is have an unacceptably long rise time. If the filter time 
customarily controlled by a logic input signal. What- constant is made very small, it may have an acceptable 
ever the details of the switching element, it must pro- 65 rise time, but would not sufficiently attenuate the ripple 
vide the switching function described above. Usually components. Thus, the prior art SD will inherently 
some adjustment to correct for phase errors must be produce ac components at the output which must be 
provided. FIG. 1A is a timing diagram which illustrates filtered, but any filter selection involves the above- 
converter’ the pLL technique Of detecting sig- .ponents of the signal. Because the switch is operated in 
synchronism with the input signal, the signal is detected 
and a dc output is produced at the output of the LPF. 
Because any random noise at the input exhibits random 
phase with respect to the periodic operation of the 
switch, the low pass filter tends to average this random 
noise component to zero. The same is true for periodic 
A third technique for detecting periodic signals in 35 
tected, i.e., a clock, is used to provide a switching mod- input signals which are not phase coherent with the 
pass filter, leaving only the dc component of the modu- signal results in the Production, at the output, of a 
5,015,963 
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resistance remain essentially constant over wide varia- 
tions in temperature. The differential amplifier may be a 
model INA258, manufactured by the Burr-Brown Cor- 
poration of Tucson, Ariz. To  avoid errors, the analog 
switch is chosen to present low leakage currents and 
high impedances compared to the resistance of R1 or 
R2, 100 kR, when open, and low resistance relative to 
the resistance of R l  or R2, when closed. The time con- 
stants R l C l  and R2C2 are customarily equal. The val- 
ues of the time constants are chosen to satisfy a response 
time tradeoff. The time constants should be long 
enough to provide relatively good averaging over a half 
cycle of the periodic signal, but should be short enough 
so that the response time of the overall system is not 
excessive. The differential amplifier, DA, is preferably 
one having a high input impedance of the order of 100 
Mega, relative to the resistance of R1 or R2, and a high 
common mode rejection ratio, CMRR, about 120 dB. 
In this embodiment of the invention, the input signal 
at input terminal 0 is switched periodically and alter- 
nately to terminals 1 and 2 to cause the input signal to be 
present at terminal 1 only when the input signal voltage 
is positive, and to cause the input signal to be present at 
terminal 2 only when the signal voltage is negative, 
with respect to circuit common. Thus, R1 and C1 serve 
as a low pass filter section which produces the average 
value of the input signal during the positive portion of 
the cycle, and R2 and C2 serve as a low pass filter 
section which produces the average value of the input 
signal during the negative portion of the cycle. Under 
steady-state input signal conditions, during the time 
when S connects terminal 0 to terminal 1, C2 functions 
as a memory element, holding a negative voltage equal 
to the RC-averaged value of the input signal which it 
developed during the previous, negative, half cycle. 
During the next half cycle of the input signal, S con- 
nects terminal 0 to terminal 2 while C1 functions as a 
memory element, holding a positive voltage equal to the 
RC-averaged value of the input signal which it devel- 
oped during the previous, positive, half cycle. The out- 
put of D A  is a gain constant times the difference of the 
two capacitor voltages, that on C1 being positive, and 
that on C2 being negative, and is therefore an averaged, 
rectified, version of the input signal voltage. 
If there is a dc component in the input signal at termi- 
nal 0, the D A  suppresses it by the amount of the 
CMRR. The prior art synchronous demodulator, 
shown in FIG. 1, does not suppress the periodic output 
caused by a dc input. Also, the dc component at the 
output terminal of the DA of this invention is equal to 
twice the average value of the rectified input signal. 
This is double the dc-to-ripple ratio of the prior art 
synchronous demodulator shown in FIG. 1. Another 
advantage of the current invention over the prior art 
has to do with the basic symmetry of the improved SD 
circuit. If the switching function at the inputs to resis- 
tors R1 and R2 of FIG. 2 are performed by two identi- 
cal analog switches, identical switch errors, such as 
glitches and dc offsets, will be applied to both inputs of 
the DA. Because identical error voltages are applied to 
both inputs of the DA, they will be eliminated by the 
DA because of its high CMRR. The SD of the prior art 
does not have this basic circuit symmetry, and so the 
error voltages introduced by the nonideal performance 
of the switches are not suppressed and will cause error 
voltages at the output. 
FIG. 2A illustrates a circuit which is identical in 
structure and function to the circuit of FIG. 2 except 
described tradeoff. Thus, in a practical sense, the prior 
art SD produces a control signal with errors, or alterna- 
tively, a control signal which is limited in response time. 
STATEMENT O F  THE INVENTION 5 
Accordingly, it is an object of this invention to pro- 
vide an improved synchronous demodulator. 
It is another object of this invention to provide an 
improved synchronous demodulator which does not 
produce a periodic signal at its output when a dc signal 10 
is present at the input. 
It is yet another object of this invention to provide an 
improved synchronous demodulator which does not 
produce a periodic signal at its output when a periodic 
signal is present at the input. 
It is still another object of this invention to provide an 
improved synchronous demodulator which does not 
require an output filter. 
Briefly, these and other objects are achieved by pro- 
viding a synchronous switch which is operated in syn- 20 
chronism with a periodic incoming signal and which, in 
turn, periodically applies portions of that signal to two 
different signal channels. Each of these channels in- 
cludes a means for computing and holding, for a prede- 
termined period of time, the average signal value on 25 
that channel, and amlvina that value in the form of 
15 
another signal to onk'of thi  inputs of a differential am- 
plifier, Le., one channel drives the inverting input while 
the other drives the non-inverting input of the differen- 
tial amplifier. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a schematic representation of the prior art 
synchronous demodulator discussed in the Background 
Art. 
FIG. 1A is a typical timing diagram which describes 
the operation of the synchronous demodulator of FIG. 
1, which diagram is also discussed in the Background 
Art. 
FIG. 2 is a schematic representation of the basic ver- 
sion of the synchronous demodulator of the instant 
invention. 
FIG. 2A is a schematic representation of a synchro- 
nous demodulator of the instant invention, similar to 
that of FIG. 2, with an alternate switch configuration. 
FIG. 3 is a schematic representation of another ver- 
sion of the synchronous demodulator of the instant 
invention. 
FIG. 4 is a block diagram representing a thermal 
control system in which the instant invention may be 
employed. 
DETAILED DESCRIPTION O F  THE 
INVENTION 
A basic version of this invention, as shown schemati- 
cally in FIG. 2, consists of a switch S, a differential 
amplifier DA, two resistors, R1 and R2, and two capac- 
kcm, and (22. For low frequency applications, for 
example 1 0  Hz, S may be a type HI-5042 CMOS logic- 
30 
35 
40 
45 
50 
55 
controlled analog switch, manufactured by the Harris 60 
Corporation of Melbourne, Fla., and R1 and R2 may be 
IMDWnwtaIfih resistors, and C1 and C2 may be 1 uF. 
tcflon dielectric or polypropylene dielectric capacitors. 
Teflon or polypropylene dielectrics are preferable to 
other dielectric materials because they introduce less 65 
error due to a nonideal dielectric characteristic known 
as charge injection. Metal film resistors are important in 
applications where it is desired that the magnitude of 
5,015,963 
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that the input signal, at point 0, is periodically switched 
to inputs 1 and 2 via two, as opposed to one, single pole, 
single throw switches (Sl, S2). Alternatively, the input 
signal may be periodically switched between the two 
input terminals by a pair of linear modulators or multi- 
pliers. 
A somewhat more advanced version of this inven- 
tion, shown schematically in FIG. 3, employs two of the 
basic version synchronous demodulators of this inven- 
tion. During two successive half cycles of the input 
signal, at point 0, DA, R1, C1, R2, C2, described above, 
function as they do in the basic version of this invention 
as described above. During the next two successive half 
cycles of the input signal, DA‘, Rl’, Cl’, R2’, C2‘ also 
function as they do in the basic version of this invention 
described above. The switch S1 is switched sequentially 
from terminal 1 to 2 to 1‘ to 2’ to 1, etc. such that the 
input signal is connected to each of these terminals for 
a duration of one half cycle, the terminals being con- 
nected to the input signal terminal in sequence in the 
order named. Thus, while S1 is at position 1’ or 2’, the 
input signal is disconnected from 1 and 2 of the DA, 
resulting in a steady dc level at terminal 5. Similarly, 
during the alternate cycles when S1 is at position 1 or 2, 
the input signal is disconnected from 1’ and 2’, resulting 
in a steady dc output from DA’ at 5’. S2 is switched 
alternately each cycle to provide that terminal 6 is al- 
ways connected to terminal 5 only when the output at 
terminal 5 is a dc level and to terminal 5’ only when the 
output at terminal 5‘ is a dc level. A flip flop (FF) may, 
as shown, be employed to synchronize the switching of 
S2 with S1 by counting down the clock function by a 
factor of 2 so that the switch at the output switches only 
after a pair of networks has been contacted by the input 
switch. The advantage of the advanced version of the 
SD over the basic version is that the output signal at 6 
is always a dc level only, there being essentially no 
periodic, Le., ripple, components present. This fact can 
make an output low pass filter optional, i.e., the filter 
would only be employed when, for a particular applica- 
tion, small “glitches”, caused by the operation of the 
switches, would be objectionable. This is particularly 
important in one possible application of the invention, a 
proportional-plus-integral temperature control system 
where the synchronous demodulator is used to detect 
the signal from a temperature sensor, usually a germa- 
nium resistance thermometer (GRT). In such systems, 
the low pass filter rise time cannot be made arbitrarily 
large because of closed loop control stability criteria. 
Prior art synchronous demodulators can produce signif- 
icant ripple at the signal frequency which can introduce 
undesirable thermal inputs into the cryogenic system 
and crosstalk into any low level signal processing sys- 
tems in the vicinity. In addition, the factor-of-two im- 
provement in signal-to-broad band noise for a given 
filter bandwidth permits such control systems to be 
operated with double the bandwidth of the systems 
uskg the, prior art. 
One such thermal control system, for a cryogenic 
5 
10 
15 
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system, is illustrated in the block diagram of F I 6 .  4. 60 
The control system consists of a voltage reference 
(VRb the outpat voltage at which, VREF, is applied to 
one input of a summing amplifier (SA), which drives a 
proportional amplifier (PA) and an integrator (INT). 
The PA output, Vp~op ,  and the integrator output, 65 
Vi.vj-, are summed together in a heater amplifier (HA), 
which drives the heater (HTR) contained within the 
6 
ture of the TS is sensed by a germanium resistance 
thermometer (GRT) which is excited by a current 
source (CS). The voltage across the GRT is applied to 
a difference amplifier (DA), the output of which is fed 
to a synchronous demodulator (SD). Finally, the SD 
output, voltage, VSD, is summed with voltage, VREF, in 
the SA. A clock oscillator (CO) synchronizes the SD 
with the CS. 
When the system is at equilibrium at about 0.1 degree 
Kelvin, for example, the dc voltage produced by the SD 
is balanced against an equal and opposite voltage, 
VREF, from the VR. VREF~S a preselected value ob- 
tained from the calibration data of the GRT. At the 
same time, the integrator is holding a voltage, VLVT, 
which is applied at the output to the heater amplifier 
which, in turn, applies the voltage, VHTR to the heater. 
Any ripple voltage which may be present at the output 
of the SD passes through the PA and directly to the 
heater. Thus, if a prior art synchronous demodulator is 
employed, the heater will produce additional undesir- 
able heat due to the ripple produced by the prior art 
synchronous demodulator. This extra heat causes the 
control system to come to equilibrium at an incorrect 
temperature. When the control system specifications 
are extremely stringent, i.e., fast system response time is 
required and only extremely small deviations from a 
selected temperature are allowed, such errors may be 
unacceptable. By using the improved SD described 
herein, which does not produce ripple voltages, no 
ripple errors are introduced into the control system. 
I claim: 
1. A synchronous demodulator comprising: 
a differential amplifier with inverting and noninvert- 
ing inputs and an output; 
a pair of network means, each of said network means 
including a low pass filter for providing signal 
averaging and voltage storage, connected to said 
amplifier, each one of said pair of network means 
being connected to a respective one of said inputs; 
and, 
means to apply an essentially periodic incoming sig- 
nal alternately between each of said pair of net- 
work means, 
whereby a signal is developed at said differential 
amplifier output, said output signal having a rela- 
tively high signal-to-ripple characteristic and from 
which output signal any dc offset present in the 
incoming signal has been essentially suppressed. 
2. The synchronous demodulator of claim 1, wherein 
said network means are resistance-capacitance circuits. 
3. The synchronous demodulator of claim 1, wherein 
each of said network means is identical. 
4. The synchronous demodulator of claim 1, wherein 
said differential amplifier has a relatively high common 
mode rejection ratio. ’ 
5. The synchronous demodulator of claim 1, wherein 
said means to alternately apply said incoming signal 
includes a switch. 
6. The synchronous demodulator of claim 5, wherein 
said switch is a single pole, double throw switch. 
7. The synchronous demodulator of claim 5, wherein 
said switch is a pair of single pole, single throw 
switches. 
8. The synchronous demodulator of claim 7, wherein 
said pair of single pole, single throw switches includes 
two identical switches. 
9. The synchronous demodulator of claim 5, wherein 
thermal system (TS) with voltage, VHrR. The tempera- said switch includes a linear multiplier. 
5,015,963 
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10. The synchronous demodulator of claim 5, 16. The synchronous demodulator of claim 12, 
wherein said switch includes a solid state, logic-con- wherein means to sequentia1lY apply said i m m i n g  
trolled analog switch. signal includes a switch. 
11. The synchronous demodulator of claim 2, 17. The synchronous demodulator of claim 16, 
wherein each of said resistance-capacitance circuits 5 wherein said switch is a single pole, multithrow switch. 
includes a resistance in series with, and a capacitance in '*. The synchronous Of 16, 
wherein said switch includes a linear multiplier. parallel with, one of said amplifier inputs. 19. The synchronous demodulator of claim 12, 
wherein said switch means includes a single pole, multi- 12. A synchronous demodulator comprising: first and second differential amplifiers, each of which 1o throw switch. 
having inverting and noninverting inputs and an 20. The synchronous demodulator of claim 16, 
wherein said switch includes a logic-controlled, solid output; 
two pairs of network means, each of said network state analog switch. 
I - I I ~ ~ ~ S  Providing low Pass filtering and voltage 21. The synchronous demodulator of claim 12, 
storage, each Pair of which is connected to a re- 15 wherein said switch means includes a logic-controlled, 
spective one of said first and second amplifiers and solid state analog switch. 
each network means of each pair being connected 22. The synchronous demodulator of claim 12, 
to one of said inputs, respectively, of said each wherein each of said network means includes a resis- 
respective amplifier; and, tance in series with, and a capacitance in parallel with, 
said network means, in a predetermined sequence, 
to said inverting and noninverting inputs of said 
first amplifier and then, in the same sequence, to 
each of the inverting and noninverting inputs of 
said second amplifier, the output of said synchro- 
nous demodulator being formed by the combined 
outputs of said amplifiers through a switch means. 
13. The synchronous demodulator of claim 12, 
wherein said network means are resistance-capacitance 3o 
circuits. 
14. The synchronous demc;dulator of claim 12, 
wherein each of said network means is identical. 
15. The synchronous demodulator of claim 12, 
wherein each of said differential amplifiers has a high 35 signal includes a resistance-capacitance circuit. 
means to apply an incoming signal, through each of 20 one of said amplifier inputs. 
23. A synchronous demodulator comprising: 
means to alternately apply an essentially periodic 
incoming signal to each of two channels, each of 
said channels including further means to compute 
and retain a second signal, over one-half cycle, or 
more, of said input signal, derived from the portion 
of said incoming signal applied to each respective 
channel, said second signals representing the aver- 
age value of said incoming signal, in each of said 
channels, Over a predetermined period of time; and, 
means to compute the difference between the said 
retained second signals in each of said channels. 
24. The synchronous demodulator of claim 23, 
wherein said means to compute and retain a second 
25 
common mode rejection ratio. * * * * *  
45 
50 
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